IT-603 (C) · Embedded Systems/Unsolved PYQ Paper
IT-603-C Embedded Systems - Jun 2025 Question Paper
Under each question, How to answer lists the points an answer should cover, outlined by CampusPrep from the syllabus. Check the details against your textbook.
-
7 MarksaExplain the classification of embedded system based on deterministic behaviour and triggering.
How to answer
- Define deterministic behaviour and triggering/event vs time triggered classification basis
- Explain reactive / time-triggered vs event-triggered embedded systems with examples
- Explain classification based on determinism: soft, firm, hard real-time behaviour
- Summarize with comparison table and applications
-
7 MarksbWhat are the various quality attributes that needs to be addressed in any embedded systems?
How to answer
- Define quality attributes / non-functional requirements for embedded design
- Explain operational attributes: reliability, safety, security, maintainability
- Explain design attributes: power, cost, size, performance, time-to-market
- Give examples of trade-offs between attributes
-
7 MarksaWhat is meant by design metrics? Explain any eight design metrics of embedded systems.
How to answer
- Define design metrics as measurable properties for design trade-off
- List metrics: NRE cost, unit cost, size, performance, power, flexibility, etc.
- Explain any eight metrics with meaning and impact
- Mention competing metrics and optimization need
-
7 MarksbWhat are the two classic architectures of instruction set implementation? Explain them in detail.
How to answer
- Identify two classic architectures: RISC and CISC (Von Neumann/Harvard context if applicable)
- Explain RISC: features, instruction format, pipelining
- Explain CISC: features, addressing modes, examples
- Compare with diagram of datapath/control
-
7 MarksaWhat are the 2 types of memory architectures in embedded systems? Explain each one of them in detail.
How to answer
- Identify Von Neumann (Princeton) and Harvard memory architectures
- Explain Von Neumann: single memory, bus structure, bottleneck
- Explain Harvard: separate program/data memory, parallelism
- Compare advantages, examples in microcontrollers/DSP
-
7 MarksbExplain the role of microcontroller in embedded systems. Also explain the features of 8051.
How to answer
- Define microcontroller vs microprocessor role in embedded control
- Explain functions: I/O interfacing, timers, ADC, communication
- List 8051 features: 8-bit CPU, 4K ROM, 128B RAM, timers, UART, interrupts
- Give block diagram and application examples
-
7 MarksaExplain the concept of timers and counters in embedded systems. How the watchdog timer is used to make the software work properly in embedded systems?
How to answer
- Define timer vs counter operation and clock source difference
- Explain modes, prescaler, interrupts with 8051/PIC example
- Define watchdog timer purpose and timeout reset operation
- Explain servicing/kicking watchdog to ensure correct software execution
-
7 MarksbGiven an analog input signal whose voltage ranges from 0 to 15 volts, and an 8-bit digital encoding is used, calculate the correct encoding for 5 volts. Trace the successive-approximation approach to find the correct encoding.
How to answer
- Calculate LSB step = 15V/256 and target code for 5V (~85 = 01010101)
- Explain successive approximation register 8-step binary search process
- Trace comparisons from MSB to LSB for 5V input
- State final 8-bit encoding
-
7 MarksaExplain IEEE 1394 isochronous high speed serial bus and communication bus.
How to answer
- Define IEEE 1394 / FireWire as isochronous high-speed serial bus
- Explain isochronous vs asynchronous transfer modes
- Explain bus topology, arbitration, data rates
- Mention embedded/communication applications
-
7 MarksbWhat is cache memory mapping? Explain three distinct types of mapping.
How to answer
- Define cache mapping between main memory and cache
- Explain direct mapping with example
- Explain associative and set-associative mapping
- Compare hit rate, complexity, hardware cost
-
7 MarksaBriefly explain ROM and RAM memories. Compose $1k \times 8$ ROM's into a $1k \times 32$ ROM.
How to answer
- Define ROM vs RAM types and characteristics
- Explain need for 1k x 32 from 1k x 8 chips (4 chips in parallel)
- Show address lines common, data lines concatenated, chip select logic
- Provide block diagram of composition
-
7 MarksbExplain Priority Arbiter, Daisy Chain arbitration and Network oriented arbitration.
How to answer
- Define bus arbitration need in multiprocessor/shared bus
- Explain priority arbiter with fixed priorities
- Explain daisy chain serial arbitration
- Explain network-oriented / parallel arbitration
-
7 MarksaWhat is operating system? Differentiate between normal OS and RTOS.
How to answer
- Define operating system and its functions
- Define RTOS with determinism and deadlines
- Differentiate on scheduling, latency, determinism, use cases in table
- Give examples of OS vs RTOS
-
7 MarksbWhat is TinyOS and where it is used? List out the feature of TinyOS.
How to answer
- Define TinyOS as component-based OS for wireless sensor networks
- Explain application areas: sensor motes, low-power embedded
- List features: nesC, event-driven, small footprint, power management
- Mention scheduling and networking support
-
14 MarksWrite short notes on any two:
- i)DSP processors
- ii)CAN
- iii)Direct Memory Access
- iv)Device Drivers
How to answer
- For each chosen topic: definition and need in embedded systems
- Explain architecture/working with block diagram
- Mention key features/protocols/applications
- Conclude with advantages
Go to where you left off?
Quick Add to Notes
Save questions, your own notes and screenshots into notes filed by unit. It takes a free account.
Create free accountHave an account? Log in
Notes Panel