CS-603 · Compiler Design/Unsolved PYQ Paper
CS-603 Compiler Design - Jun 2025 Question Paper
-
7 MarksaExplain Flynn's classification of parallel computers with examples. How does it impact system performance evaluation?
-
7 MarksbCompare multiprocessors and multicomputers in terms of architecture and use cases.
-
7 MarksaDifferentiate between CISC and RISC architectures. Why is RISC preferred in modern high-performance computing?
-
7 MarksbA memory system has a 90% cache hit rate with 5 ns access time. Main memory access takes 100 ns. Calculate effective access time.
-
7 MarksaWhat are Pipeline hazards? Discuss techniques to minimize control hazards in instruction pipelining.
-
7 MarksbExplain Tomasulo's algorithm and its role in dynamic instruction scheduling.
-
7 MarksaCompare snoopy and directory-based cache coherence protocols. Which is more scalable for large systems?
-
7 MarksbHow do virtual channels prevent deadlock in multicomputer networks?
-
7 MarksaContrast shared-variable and message-passing parallel programming models with examples.
-
7 MarksbHow do parallel compilers optimize code for concurrent execution?
-
14 MarksNumerical: A 5-stage pipeline has clock cycles of 2 ns, 3 ns, 4 ns, 3 ns, and 2 ns. Calculate speedup for 100 instructions over non-pipelined execution.
-
7 MarksaExplain SIMD organization and its applications in vector processing.
-
7 MarksbDiscuss challenges in multithreading and how multiple-context processors address them.
-
14 MarksNumerical: A superscalar processor executes 4 instructions/cycle. If 20% instructions are dependent, what is the maximum speedup?
Go to where you left off?
Quick Add to Notes
Save questions, your own notes and screenshots into notes filed by unit. It takes a free account.
Create free accountHave an account? Log in
Notes Panel